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A method of improving overlapping of testing and design  
Abstract 
Testing is a critical activity in product development. The academic literature provides limited 
insight about the overlapping between upstream testing and downstream design tasks 
especially in considering the qualitative differences between activities that are overlapped. In 
general, the existing literature treats two overlapped sequential activities as similar and 
suggests optimal overlapping policies, techniques and time-cost assessment.  However, this 
case study based research identifies that the overlapping of upstream testing with downstream 
design activities has different characteristics than the overlapping of two design activities. 
This paper first analyses the characteristics that affect the overlapping of upstream testing and 
downstream design activities, and then proposes a method to reduce the time of rework in 
cases where the upstream testing is overlapped with subsequent redesign phases 
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Managerial Relevance Statement 
Managerial problems in product development include scheduling and resourcing a complex 
set of connected activities with significant uncertainties in duration and outcome. Design is 
supported by a programme of testing, in iterative cycles of design and test.  
Overlapping design and testing can reduce overall product development duration but it adds 
new uncertainties when design, or redesign, begins before all relevant physical tests have 
been completed. The analysis of overlapping design and testing activities, coupled with 
examination of industry cases, leads to the proposal that the extent of convergence between 
physical test and simulation results indicates when redesign can start, before tests on a 
previous the design version are completed.  
The results of this paper will assist managers in minimising uncertainties which arise from 
overlapping whilst maximising the gains from overlapping in reducing overall design and test 
cycle time.  
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1  Introduction 
Product development processes are iterative [1, 2], with  design and testing cycles repeated 
several times [3]. An initial design may fail to meet customer requirements, have technical 
design faults, or raise issues about manufacturability and maintainability.  These are revealed 
by testing upstream designs before commencing downstream redesign activities.  As testing 
can take a long-time, downstream redesign often starts before testing is complete. This 
overlapping of testing and design activities can incur risk, since redesigning without complete 
test results might perpetuate faults or miss opportunities to respond to emerging problems. 
Effective management of this overlap between testing and design activities is a critical issue 
in engineering design processes within industrial companies.  
A substantial literature exists on overlapping [4-6]. However, it overlooks the different types 
of information that are generated by various activities (requirements analysis, design, testing, 
or manufacturing) and that are exchanged during overlapping. Design and analysis specify 
design information such as material and geometry. Testing generates performance 
information, such as fatigue life. Customer needs and requirements analysis produce 
requirement information which may constrain design or performance information [7]. 
Similarly, downstream activities require specific types of design, performance or requirement 
information, to proceed. While the research literature on overlapping largely addresses 
generic information exchange, this paper examines specific overlapping between design and 
testing activities which have different characteristics.  Design  refines information about a 
parameter [4], while testing  observes, records and evaluates results about a parameter [8]. 
Therefore, design is a refinement activity whilst testing is a revealing activity. In particular 
testing can reveal unexpected flaws which are termed “deviations” and are discussed in 
section 4.  The extent of these deviations is a critical input to guide downstream design.   
In overlapping, a downstream activity starts in parallel with an upstream activity by relying 
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on the preliminary information that has not yet been finalised and may be communicated to 
the downstream activity in an informal, ad hoc, manner [9]. The primary risk, namely the risk 
of rework, associated with overlapping arises from the uncertainties in this preliminary 
information. Substantial research has been done on understanding, for generic overlapping, 
the format and timing [9] and  frequency [5]  of preliminary information exchanged. Other 
research has focussed on effective communication and close coordination  among different 
functional specialists [10-12], which allows more concurrency in executing tasks [13].  
This paper emphasises the practical necessity of focusing on specific types of overlapping 
activities in particular industry contexts and suggests ways to resolve industry issues. The 
research contribution is in two main areas. First, a model of overlapping incorporates the 
evolution of testing information to reduce the effect of uncertainties in preliminary testing 
results. Second the model uses the convergence of results from Computer Aided Engineering 
(CAE), considered as virtual testing taking place alongside physical testing, with physical test 
results to reduce the risks  of overlapping of upstream test and downstream design. The 
model of overlapping is validated in a case study in the automotive sector.  
The focus of the study is on relatively long lead-time product development from 6-18 
months, typical in the automotive sector.  In considering wider industry applications of 
overlapping design and test, the faster paced development processes in consumer products 
there will be extensive overlap of activities, especially in design and test. Interestingly this 
also occurs in the development of engineer to order products where design, test, manufacture 
and assembly take place in parallel processes.  So at these ends of a product development 
spectrum overlapping of design and test is an integral part of the process, while in the mid-
range, such as automotive, overlap is forced from product delivery schedules. However, in all 
industry areas the tools and methods for planning such overlap are limited.  This paper 
describes a method, which although concentrating on this mid-range may also be applicable 
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in the fast paced and engineer to order product development.  However, the method proposed 
depends on the quality and extent of test data as well as the scope to build corresponding 
simulations during product development.  These features of the fast paced and engineer to 
order industries might lag behind the automotive sector.  
2 Key concepts and related literature 
The overlapping of activities has received significant attention in product development 
literature. However, the specific information flows involved when testing and design 
activities are overlapped has not been considered. This section presents the key concepts 
along with related research. It provides the context for a case study from the automotive 
engineering sector about overlapping testing and design in engine development.  
2.1 Testing activities in the product development process 
To complete a project, a set of interconnected activities is coordinated in a product 
development process (PDP) [14]. PDPs vary across companies but generally prescribe a 
structure of core activities and outputs at different product development stages. They are used 
to plan, schedule and monitor product development. Testing is one of these core activities. In 
generic PDP models, such as the stage-gate[15], spiral [16] or V-models [17], testing 
activities are mostly allocated as a part of a validation stage towards the end of the 
process. Lévárdy et al. [18] have stressed that, since testing is often considered as a task 
towards the end of the product development process, the information flow between the design 
and testing domains can be insufficient for an effective product development process. 
Design flaws, as well as technical and manufacturing issues, are identified through physical 
testing, which is often required for product certification. For example, the aerospace 
industries have a rigorous testing regime to pass certification criteria and automobile 
manufacturers are required to test their prototypes for regulatory and safety standards.  But 
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testing is time consuming and costly, typically accounting for up to 50% of total development 
cost [19]. In the spacecraft and satellite industry, system level integration and testing (I&T) 
alone costs approximately 35-50% of total development resources[20]. In the software 
industry testing can consume 50% or more of the development costs [21]. In response to 
time-to-market pressures, engineers aim to get more value out of testing without adding time 
and cost. Planning and coordinating testing and design are, in consequence, a critical issue.  
Some literature has addressed how to plan testing as part of product development [18, 19, 22, 
23], but testing does not receive the same attention as design and production activities. 
Accelerating the PDP necessitates close coordination of testing with other activities such as 
prototype testing and concept verification [9] .  Unger and Eppinger [24] and Yassine et al. 
[25] stress the importance of the information exchanges between the domains of design and 
testing [24, 25] , but with the exception of Qian  et al. [3], limited attention has been given to 
overlapping  testing and design.   
2.2 Activity overlapping  
Overlapping occurs when a downstream activity starts before an upstream activity is 
completed. In general, overlapping activities can reduce overall product development time 
[26-28]. When the downstream activity starts it relies on preliminary information available 
from an overlapping upstream activity. As this information that has not yet been finalised, 
additional design and rework is often necessary to accommodate the upstream information as 
it becomes available [4, 11, 27, 29]. This rework can reduce the benefit of overlapping [4, 6]. 
In the worst case, development costs may increase and product quality may worsen [4]. 
Several studies have been completed on how to optimise the overlapping process in terms of: 
(i) time and cost trade-offs [2, 26, 29, 30], (ii) measuring the effectiveness of overlapping 
activities [31], (iii) a conceptual framework for managing overlapping [3, 4, 32, 33], (iv) 
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assessing risks and uncertainties in overlapping process [28, 34]. Among these studies Qian 
et al. [3] investigated strategies for overlapping testing and design [3]. They claimed that the 
testing strategies in an overlapped process differ from those in a sequential process and 
proposed an analytical model for scheduling tests.  
A key work by Krishnan et al. [4], provides a generic overlapping model of two 
interdependent activities which highlights that exchanged information between overlapping 
activities is critical for their management. This model is based on two concepts: „degree of 
evolution‟ and „downstream sensitivity‟.  The  „degree of evolution‟ describes the rate at 
which information is refined (and the interval/range of uncertainties about the design 
narrows). „Fast evolution‟ narrows the interval quickly, while „slow evolution‟ occurs if 
information evolves slowly at first and then rapidly towards the end of the process. The 
„downstream sensitivity‟ is the relationship between the magnitude of the change in the 
upstream information and the duration of downstream iteration. In „low downstream 
sensitivity‟, substantial changes in the upstream activity can be accommodated readily, in a 
short period of time, in the downstream activities. „High downstream sensitivity‟ happens 
when small upstream changes require large amounts of rework in the downstream activity. 
Krishnan et al. [4]  conclude that, in general, a fast evolution and low sensitivity situation is 
favourable to overlap as there is less risk of rework than in high sensitivity and slow 
evolution situations.  
In the case study company there were many situations where most changes occur towards the 
end of a long duration testing activity (i.e. slow evolution) and where substantial redesign 
results from these changes (i.e. high sensitivity). According to Krishnan et al. [4] overlapping 
these activities in this situation may not bring time saving.  But many of the overlapping 
situations arise from overrun and are not planned. For instance, a late arrival of testing 
prototypes or materials can delay the start, and consequently, delay the finish of a testing 
 8 
 
activity. The company has no choice but to overlap design tasks with testing, as a design 
proposal is needed to commence another, often lengthy, procurement activity for the next 
stage of product development. In particular, physical testing often involves costly and time-
consuming procurement, manufacture and set-up of complex production quality prototypes. 
Managing the overlap effectively, avoiding unnecessary rework and iteration is more 
important than delivering time saving. This study concentrates on reducing rework when 
individual testing and design activities necessarily overlap.  While these effects aggregate in 
complex and evolving ways across the whole process of product development, this paper will 
focus on the details of improving overlapping between just two activities. The effects on 
overall project duration will also be addressed but in general terms. 
2.3 Iteration, rework and review  
Iteration, summarised as the rework of an activity [2], is an essential characteristic of new 
product development processes [24]. These iterations can be planned to manage risk through 
control of redesigns as in a stage-gate process [24] but they may also be unplanned due to 
unexpected failure in meeting requirements, technical design faults or changes in 
requirements [2].  
The downstream design iteration or rework can be instigated in two ways. The first is in 
response to design flaws identified in tests. The second, which is the focus here, arises 
because of overlapping with upstream testing and is often managed within the same stage in a 
stage gate process. Design flaws may be fed forward or propagated [35], emerging as late 
stage problems.  
Companies may use gateway reviews, in a  “stage gate process”, between development stages 
to monitor progress [25], to prevent cross stage reworks and to reduce the propagation of 
design flaws.  Strict reviews prevent further design until earlier work is finalised, while 
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flexible reviews allow more overlapping between tasks [24]. In many cases, companies stand 
somewhere between these two extremes. In the early stages of product development they may 
use flexible reviews. For instance, concept design can proceed with moderate review where 
there is still a chance to identify and fix design issues in later stages. However, in later stages, 
such as in product validation, companies may use strict reviews to prevent design flaws 
propagating into the marketed products.  
2.4 Information exchange and communication  
Clark and Fujimoto [36] highlighted that exchanging and communicating preliminary design 
information rather than later release of complete information can reduce the rework time. 
They introduced “integrated problem solving” as a method to link the upstream and 
downstream groups to accelerate the design-build-test cycles. However, examining 
communication frequency and organisational structure does not address all the issues of using 
preliminary information effectively in overlapping activities [9].  Two alternative strategies 
were developed by Terwiesch and Loch [9]: iterative and set based coordination. These help 
manage overlapping activities by focusing on the information precision (the accuracy of 
exchanged information) as well as information stability (the likelihood of changing a piece of 
information later in the process).  This paper extends this research with particular attention to 
improving information precision. 
2.5 Computer Aided Engineering (CAE) 
The use of Computer Aided Engineering (CAE) can enhance information sharing and 
communication among different functional specialists [37, 38]. CAE can increase the speed 
of information exchanges, enable faster execution of individual tasks, incorporate design 
changes more quickly [13, 39], and allow more concurrency in executing activities [13]. CAE 
also plays a role in the transfer of problem and solution information from previous projects to 
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the front end of new projects [40]. Companies practising concurrent engineering are likely to 
use CAE to support communication within the team and between the team and other product 
development groups [40].  Thomke and Fujimoto [40] and Loch and Terwiesch [11] 
identified that using Computer Aided Engineering(CAE) improves information sharing and 
enhances communication. This allows more concurrency in executing activities [11, 13, 40]. 
Although these studies demonstrate the general relevance of CAE in implementing 
concurrent engineering they do not show any specific mechanism or method for applying 
CAE.  In this paper a mechanism is introduced for using CAE as an intermediary activity 
between overlapping testing and design activities in order to enhance the effectiveness of 
information flow. 
To summarise, although an extensive literature has addressed the issues and corresponding 
solutions for managing overlapping activities in PDPs, much of this work consists of general 
activity models not focused on specific pairs of overlapping activities. Further, to get a 
realistic view, there is a need for complementing these analytical activity models by 
investigations of product development processes in companies with pressing problems and 
constraints in dealing with overlapping activities. 
3 Product development process in the case study 
A case study of overlapping testing and design was conducted in a UK-based company that 
designs and manufactures diesel engines. Diesel engines are complex, incremental, highly 
regulated products with extensive testing to meet customer requirements, performance 
standards and statutory regulations. These engines are used in many applications such as 
agriculture, construction, material handling, marine, general industrial and electric power. 
Testing requirements are different for different applications. Eighteen interviews were carried 
out, recorded and transcribed, between 2011 and 2014 with eight engineers including a senior 
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engineer, a development engineer, a CAE engineer, a verification and validation manager and 
a validation team leader.   
3.1 Stages and Gateways   
The case study company has a structured stage gate process for New Product Introduction 
(NPI) that has seven stages. Each stage leads to a formal gate review, starting from “Launch” 
to finish at “Gateway 7 (GW7)”. Based on prescribed criteria, a product must pass through 
final gate review before the project proceeds to the next stage. Among the large number of 
activities in these stages, the core activities: re/design, Computer Aided Engineering (CAE) 
(e.g. analysis and simulation), procurement (of test prototypes) and physical tests are 
considered for this study. Figure 1 presents the structure of these activities from Gateway 1 to 
Gateway 4 that was established through detailed analysis of the PDP structure of the case 
study company. 
 
Figure 1 A schematic of the PD process from Gateway 1 to Gateway 4 
Typically, design and development testing starts between Gateway 1 (GW1) and Gateway 2 
(GW2) (when R&D works have been completed and the technology has been selected) and 
continues till GW4, after which the engine is released to production. The three stages 
between gateways 1 and 4 serve different purposes.  In each Performance and Emission 
(P&E) targets are addressed first and then the mechanical durability and reliability are tested. 
The three phases are described below. 
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 (i) Concept/system demonstration (SD)) phase lies mostly between GW1 and GW2, and is 
primarily to demonstrate „performance capability‟ namely that the technology can deliver the 
required performance. Combinations of parts from a previous product and newly designed 
parts are built into an engine called a MULE, which is tested to verify the performance of the 
new parts. Alternative concepts are analysed and evaluated in this stage. The product 
specifications evolve as design decisions are taken. It is assumed that by Gateway2 (GW2), 
the concept will be selected, the components specified and the whole engine built with at 
least some production parts, ready to be tested for Design Verification (DV).  
(ii) Design verification (DV)) lies mostly between GW2 and GW3, and is primarily to 
develop optimal performance and validate hardware at the optimised performance. The aim is 
to ensure that design outputs meet the given requirements under different use conditions. At 
this stage, testing focuses on the verification of a chosen design, through detailed analysis 
and testing of stress, strength, heat transfer and thermodynamics etc.   This stage validates the 
hardware prior to commitment to expensive production tooling.  
(iii) Product validation (PV) takes place between GW3 and GW4, and checks the effect of 
production variability on performance and any remaining hardware variation. Hardware 
testing is limited to late design changes and emissions conformance testing. In this phase, 
detailed testing for reliability and durability is completed and the product validated. The 
mandatory tests required for compliance usually occur during PV phases.  
3.2 CAE in the product development process 
There are significant uses of CAE analysis in the case study company.  This is shown in 
Figure 1 where CAE is picked out as a major activity with multiple uses at each gateway 
stage. CAE establishes a bridge between design and physical testing activities and is 
instrumental in developing strategies to minimise the time and costs involved in physical 
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testing. CAE analyses enable the company to carry out optimisation earlier in the product 
development cycle (front loaded), as well as improving product specification to the supplier. 
The company recognises the significance of using CAE as a facilitator for product 
development as Engineer 1 commented,  
“computer simulation is becoming increasingly important to the companies to minimize 
the effort and expense involved in product development”. 
This analysis of company processes showed distinct phases in the application of CAE.  These 
are identified as Modelling, Analysis and Virtual Testing. At the early stages of a product 
development, the CAE analyses are used to investigate trade-offs, usually in a mathematical 
representation of a system and its dynamic behaviour. These models allow the engineers to 
simulate the interaction between components, for example, how an engine performs in a 
context, when given a load requirement for speed and acceleration. From these component 
level CAD/CAE analyses “design briefs” are created for individual components. These 
component level CAE analyses are performed after design work starts and often in parallel to 
design. A further level of CAE analysis and simulation is performed to identify the behaviour 
and performance of the systems/components in response to specific environmental 
conditions. These types of CAE are usually advanced analyses tailored to specific issues. 
They are used to narrow down the boundary conditions and provide detailed information to 
the physical test engineers. These types of CAEs are referred as „virtual testing‟, because 
they serve the same purpose as the physical testing in that they examine whether a design 
meets specifications and requirements. Virtual testing is distinguished from earlier CAE 
because, just like physical testing, it is performed once the initial design is completed and 
design data and information are released to suppliers for procurement of test materials, e.g. 
physical prototype, testing components. Virtual testing complements and assists physical 
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testing. For example, in a performance test, virtual testing can predict when to measure a 
value or in what conditions, and predicts the value that will be measured in a physical test. If 
the expected values do not correspond to test measurements engineers can assume that either 
the analytical method applied for CAE analysis is not accurate or there are mismatches 
between the test settings and the CAE. The case study company‟s physical testing depends on 
CAE analysis before components, modules or systems go to actual physical testing. Detailed 
discussion on virtual testing can be found in Tahera  [41, pp 94-99]. 
3.3 Physical testing in the PD process 
Engines are tested in sequence for SD, then DV and PV, as illustrated in Figure 1.  In practice 
several versions (at least three) of the same engine are tested simultaneously in parallel test-
beds, where each bed replicates a particular set of specifications and operating conditions. 
Testing in one phase can identify design issues and lead to (re)design in the next phase. For 
instance, if testing in the SD phase identifies a failure or mismatches with the specification of 
a component, then in the next DV phase, engineers both redesign the component, including 
analysis of how changes affect other components or the whole engine performance, as well as 
conducting further detailed design specifically for the DV phase. The validation manager will 
require tests to be planned both for that particular component and for affected components. 
The testing activities may not be the same as in the previous stage but incorporate new testing 
parameters. Further re-testing might occur in a different mode. For instance, CAE analysis or 
virtual testing might be sufficient to verify a design change resulting from a physical test with 
further physical testing not necessary. However, major changes in design will require new 
system level physical testing and this can delay product development significantly.  
The duration of a test is often defined, i.e., if an engine test cycle is designed to run for 1000 
hours (i.e. the engine is in test-beds for 8 weeks), it must run for that specific time, unless a 
 15 
 
failure occurs earlier. Even if a failure occurs, engineers are likely to replace the failed 
component and continue the test to learn about the behaviour of other components‟ and their 
durability in the complete test cycle. Therefore, if a physical test starts later than planned 
there is little chance that the duration of the test can be shortened. As the company shares 
testing facilities across several projects, the validation manager plans the tests and allocates 
the test-beds very early in the process, usually during stage 1 and stage 2. If a test-bed is 
occupied longer than planned then the next batch of tests is disturbed and test-bed schedules 
are mismatched. Delay in testing activities in one phase can delay the related activities in 
subsequent phases,. As a result, delays aggregate and cause overall design process delay and 
late time-to-market. 
The case of diesel engine development identifies that the long lead-time for procurement of 
test prototypes or components, and the long duration of physical tests when set alongside 
industry constraints on lead times and delivery dates causes significant overlaps among the 
activities.  These substantial overlaps between testing in one phase and (re)design in the next 
take place in each stage.  
3.4 Gateway reviews and decisions to overlap 
The company has a strong emphasis on maintaining each gateway using gateway-reviews for 
assessment and monitoring. The gateway review takes place in each stage of the PD process 
at a prescribed time and critical managerial decisions are taken after these reviews. At each 
stage, activities are scheduled in such a way that the gateway timeline can be maintained. 
However, often the gateway review takes place before testing is completed, as frequently 
testing activities take longer than initially planned. Engineers decide to overlap gateway 
stages, as another lengthy procurement process needs to start immediately to meet the 
schedules of the next phase. For example, the DV phase testing may still be on-going while 
the engineers are forced to start (re)design for the PV phase as well as procurement for the 
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subsequent PV testing (Figure 1). Without final testing results, the company engineers 
encounter considerable uncertainties in redesigning and procuring for the next phase. These 
uncertainties cause more rework in design and errors in the procurement process, which can 
then lead to an iteration of a single phase. This situation causes the DV or PV phases to 
extend over two gateway stages. A brief examination of another case in the automotive sector 
where a company designs and manufactures fork-lift trucks revealed a similar situation where 
testing stretches across gateway stages.  
4 Overlapping testing and design activities  
Several issues arise when downstream design is overlapped with upstream testing tasks in 
addition to the factors of upstream evolution and downstream sensitivity introduced by 
Krishnan et al [4]. This section maps out these additional factors and examines associated 
issues of information transfer. The term „evolution‟ (as introduced by Krishnan et al [4]) 
refers to the refinement of upstream information as used in downstream processes.  Such 
evolution that runs from a preliminary to a final value within an „initial interval‟, as seen in 
the left half of the Figure 2, is applicable for design activities. This concept of evolution may 
not adequately describe how information from testing activities is generated.  This is because 
testing activities do not refine but reveal the value of a parameter.  For example, design 
engineers in the case study company assumed that a design of an engine would produce 
power between 190-195kW at 2200 rpm. A design analysis (e.g. CAE analysis) enables 
engineers to predict the expected value (i.e. according to specifications) of a parameter before 
commencing a test.  Usually, engineers will allow some margin, for instance, a variation of 
±2 kW in engine power, in these expected values. The testing process then reveals the actual 
or measured value of the parameter. The design is successful if the measured value is within 
the expected values. Otherwise the design has flaws, which are indicated by the deviation 
between expected and measured values.  
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Figure 2 Information evolution in design vs testing activity 
If a design is not accepted engineers use the deviation between measured and expected values 
to guide improvement of the design during downstream iterations. In overlapping an 
upstream testing task with downstream design task this deviation plays an important role.  
4.1 Deviation in test results 
„Deviation‟ is the difference between the expected value of a parameter and an actual 
measurement of that parameter, at the time of an assessment (e.g. test). In an iterative design 
and testing process, testing results usually drive the subsequent re(design) activities. A 
control system analogy can be used to describe an iterative design and testing process. A 
control system monitors, compares and adjusts at a sequence of time points. A monitoring 
device makes a measurement, and reports it to the comparator, which compares it with the 
pre-determined desired value. A decision rule uses the result from the comparator to adjust an 
effector. Similarly, in a performance test, actual measurements of a parameter or the 
behaviour of a product are taken and compared with expected values identified in design 
analysis to identify the deviation. 
Also, during a lengthy durability test, for example, in a “Deterioration Factor” test, conducted 
over a lengthy period of time, intermediary test measurements are taken at a sequence of time 
points between start ts and finish tf (ts, t1, t2 …..tn….tf), as in Figure 3. Engineers know that the 
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performance of an engine will change over the time and they allow an acceptable margin for 
each time point. This is illustrated in Figure 3 with a range of expected values specified by 
design and CAE prior to the test. Engineers will know how much they expect the product to 
deteriorate after say 200 hours or 500 hours of running the test.  If the product deteriorates 
below an allowable limit, or margin, at that time, then it is deemed under-designed. If an 
engine performs above the margin then it is assumed to be over-designed.  Therefore, if the 
engine produces any value under or above the expected values (including margins) then these 
deviations are not acceptable (Figure 3) and indicate that redesign is required.  
 
Figure 3 A schematic of expected and measured value and associated deviations at different times during a test 
Figure 4 shows a schematic, which presents a simplified case (of Figure 3) in which the 
expected value is a single value rather than a range.  In practice this might be the mean of the 
distribution of expected values and is represented as the upper straight line (in red). The 
lower line (in green) represents the measured values. A physical test starts at ts and finishes at 
tf. Since the design meets specification based on the best knowledge available at ts, (or rather 
there is no information to indicate that it does not) the red and green line meet at ts.  During 
the testing process, test measurements are taken and the actual value of a parameter at any 
point is identified.  
Deviation, at a time point, is identified as the difference between test measurements and 
expected value. The magnitude of the deviation is shown with a double-headed arrow in 
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Figure 4.   
 
Figure 4 A simplified model of deviations between expected and measured values during a test 
Figure 4 depicts a case of under-design, with measured product performance gradually 
degrading and the deviation increasing monotonically. This considerable simplification is an 
assumption of the model developed here. The sloping line represents the evolution of test 
results over time, which tends to show increases in deviation of the design from expected 
performance. The deviation does not, in practice, decline linearly. The “amount of deviation” 
identifies how much change or improvement will be required in the downstream redesign 
tasks.  
The difference between test measurements at different times, can reveal the „degree of 
evolution‟ [4], i.e. how fast the deviation is changing in approach to the final value of the 
deviation at tf. The “amount of deviation” plays a significant role along with “degree of 
evolution” and “sensitivity” (Krishnan et al. [4]) in managing the overlapping between 
upstream testing and downstream design tasks. 
4.2 Enforced overlap after gateway review 
Figure 5 presents the testing process in Figure 4 overlaid on the gateway stages with an 
intermediary gateway review at tn. In this case, a test starts at the System Demonstration (SD) 
phase but is completed at Design Verification (DV) phase. The gateway review takes place at 
tn, before the testing tasks are completed. Because of the gateway review, it is necessary for 
engineers to start the design and procurement process of the DV phase at this gateway time tn 
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to meet the schedules of the next phase. The dotted paths after gateway review, in Figure 5, 
represent the improvement of the design with downstream redesign activities to correct the 
measured deviation.  
 
Figure 5 Information evolution in a physical test with intermediary gateway review 
Figure 5 shows two extreme cases of information evolution in testing. For fast evolution 
starting re/design at the gateway review may not be a significant problem (the lower curve in 
Figure 5), because the information from testing at tn is nearly complete. However, in slow 
evolution testing (the upper curve in Figure 5), large changes to the test measurements occur 
after tn, hence redesign starting at the gateway has significant uncertainty.  To start the 
subsequent design activities at the gateway, tn, engineers need to minimise uncertainty of the 
predicted final value of a test at this point so that the downstream design will not suffer 
significant rework. These predictions, although relying to some extent on engineering 
judgement, can also take into account the profile of the intermediary test results, namely the 
degree of evolution. The analysis below formalises the effects, and advantages, of 
overlapping. 
4.3 Overlap and rework 
In this section basic notations for overlapping and rework are illustrated with an example of 
upstream testing and downstream design, with durations dt and dd, respectively.  
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Figure 6 Overlapping: durations and rework 
The total duration of these tasks is Dn = dt + dd, when overlapping is not applied (Figure 6a).  
When design and test overlaps (Figure 6b), let de be the elapsed time between the starting 
time of upstream testing and the starting time of downstream redesign). Also, since 
downstream design starts with preliminary assumptions from the upstream testing, some of 
the downstream design might eventually require rework of duration dx. Overlapping will 
provide time saving if (de + dx) < dt. In general, delaying the start of the downstream design, 
i.e. increasing the de, will allow more upstream testing results to be accumulated and dx = 0 at 
de = dt, when there is no overlapping ie downstream design starts after finishing the upstream 
testing.   In the company of this study, de depends on the time point for a gateway review.  
The key issue the company faces is how to effectively transfer the information about 
preliminary testing to the downstream design activities with reduced uncertainty, so that 
rework dx in downstream design is significantly less than the overlap dt – de. 
5 A method for reducing uncertainties in overlapping  
To reduce the likelihood of downstream rework in overlapping physical testing and design 
activities, there is a need for a mechanism that can accurately estimate the final value of a 
parameter faster than the physical testing itself and transfer that information to downstream 
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design.  This research identifies that “virtual testing” can act as such a mechanism.  Virtual 
testing takes intermediary/preliminary test results and uses them to generate improved values 
quickly for downstream design tasks. There are two steps:  
Step 1: calibrate a virtual model and validate it through physical test measurements  
Step 2: predict final test results through simulation using the virtual model.   
Step 1: Validation of a virtual model 
Initially, the measurements created by virtual testing can vary from the corresponding 
measurements through physical testing for several reasons.  These include: a) the virtual CAE 
model is not accurate, b) theories or assumptions in the virtual test are not correct, c) the 
model on which the virtual test is based is not calibrated and validated due to lack of practical 
data. A physical test can only be assisted with virtual testing if a virtual test is accurate and 
validated. More precisely the following conditions are necessary:  (i) the supporting virtual 
CAE model is accurate, (ii ) the model is calibrated and validated accurately with practical 
test measurements, and (iii) sufficient test measurements are gathered to have a confidence in 
test measurements.  The process of virtual model calibration and validation are discussed 
below through analysing the way that a virtual test works alongside a corresponding physical 
test.  
The simulation of the virtual model starts in parallel with physical testing at ts (see Figure 7). 
The company takes measurements from physical tests at several set points, for example, at t1, 
t2…tn…tf.  The simulated results of virtual testing should also be collected at the same time 
points. That is, if the test measurements are taken after 150 cycles, for example, which took 
twenty-four hours of running the physical test, the simulation results also have to be collected 
after equal number of cycles (i.e. 150 cycles), which might take considerably less time, say 
only two hours. At t1, the physical test provides the first measurements of the parameter, on 
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the current product under test.  These measurements then will be available to compare with 
the simulated results, considering that both were running for same number of cycles. These 
initial test measurements will indicate the product‟s behaviours and consequently ensure that 
the type of analysis (for example linear or non-linear analysis) is appropriate to meet 
requirements.  The virtual model can be adjusted and improved according to the physical 
measurements in test.  
 
Figure 7 Mirroring physical test in virtual testing by parallel executions of virtual and physical testing 
Further simulation of the virtual model produces the values according to these measurements, 
which are compared again with the next test measurements at t2.  Any variations between 
physical and simulated results will require the model or its parameters to be adjusted. In a 
number of iterations, the virtual model will be adjusted and improved until the simulated 
results are representative of the physical test results.  This will be expressed as a convergence 
between the test measurements and the virtual test predictions.  If at time point ti, simulation 
predicts the testing measurements accurately then at this point, the virtual model is 
effectively calibrated and validated with the current test measurements. Engineers also need 
to take a decision about whether the virtual model is validated and calibrated against 
 24 
 
sufficient test measurements. They continue simulation and testing until they have sufficient 
physical test data to calibrate and validate the virtual model before moving to Step 2.  
Step 2: The prediction of final test results  
Step 1 of calibrating and validating with actual testing measurements, ensures that the virtual 
model accurately predicts a product‟s behaviour revealed if the test were to run to completion 
at the final time planned point tf., beyond the gateway. To start a downstream design task 
before the end of testing, accurate predictions of the final values (i.e. the value at tf.) of the 
measured parameter are required to minimise the significant rework in downstream tasks.  
For example, if at the point tx, where the virtual model is validated there are still 1000 cycles 
of physical testing to run, the same number of cycles can be simulated in virtual testing faster 
than the physical tests. In this way, the uncertainty about the prediction of a final value of 
parameter, at an earlier point, can be reduced. 
It is observed that an engineer might decide to start downstream design earlier than the 
gateway at tn. With recent improvements in CAD tools, downstream design changes/rework 
and associated CAE analysis can significantly reduce rework extent and duration. The 
downstream design sensitivity can also be minimised through the effective communication 
between test engineers and design engineers. Other factors such as a product‟s modularity, 
robust design, and anticipation by downstream designers of changes in upstream information, 
can all help reduce the sensitivity of downstream design [4]. 
A question naturally arises. In the case of slow evolution with significant deviations after the 
virtual model is validated at tx, will this virtual model be able to simulate that results? For the 
case study company the answer is „yes‟.  This company has a long history of developing 
engines and testing them. They understand the product and their testing procedure, because, 
most of the test procedures have been running for many years (as confirmed by Engineer 1). 
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The engineers involved in the case study were consistent in their advocation of expanding the 
role of simulation and virtual testing in product development.   The contribution here is in the 
way that this information is used to improve the process and its timely application rather than 
in a specific area of virtual testing.  The virtual testing provides the point at which redesign 
can start effectively while overlapping test, is conducted „in process‟.  Convergence between 
virtual and physical test can aid decisions on overlap based on current information on the 
likelihood of final outcomes of test. However, systematic optimisation of design/test overlap 
is more problematic as estimating the likelihood of rework in a design and test cycle depends 
on emerging test information. The method presented here assists engineers to identify a 
decision point when overlap becomes possible. As the following example will illustrate, they 
usually recognise the slow evolution tests and the point when the most of the changes happen 
in a test. With the help of virtual testing the engineers will be able to decide if they need to 
wait until that point is reached. 
6 Implications for product development duration: examples  
The examples focus on two illustrations of how the relation between de (starting time of 
downstream design after start of test) and dx (rework time) might change, in the proposed 
method. In the first, an upstream test and a downstream design activity overlap across 
gateway stages. In the second, a set of overlapping test activities is considered.  
6.1 The overlap of a upstream test and downstream design activity   
Consider the test in the case study company, which assesses engine performance under gross 
thermal cycles. Physical tests for gross thermal cycling provide an example of a lengthy 
endurance test, which checks the fatigue resistance of the cylinder head. This example was 
chosen because, frequently this test runs over the gateway stages and engineers need to start 
downstream redesigning while this test is still running. This is a critical test because it is 
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performed on a core engine component, namely the cylinder head. Any changes of this 
component will impact significantly on the total engine system. Also, this test is very costly 
to run. This test is usually planned for the DV phase, at least three times for three variations 
of engines, and in recent company projects the norm is to repeat it at the PV phase to validate 
any remaining hardware variations. 
This gross thermal test is a procedure for determining the thermal fatigue resistance of core 
engine components, by subjecting the engine to controlled, rapid coolant temperature change 
cycle. The cycle is normally applied to evaluate the cylinder head and cylinder head gasket. 
However, other engine components are also subjected to this gross thermal test. Each test 
cycle is  7 minutes (420 seconds) and at least 8500 cycles must be achieved. This equates to 
approximately 1000 hours of test and means that the engine is in test bed for at least eight 
weeks. The objective of this test is that when an engine is run for extended periods (1000 
hours) in the test cycle given in this specific procedure, it will mirror the conditions that the 
engine will meet in service over the full lifecycle. The testing team records the data stream 
from several set points on the engine as the physical testing progresses. Cycle adherence is 
checked and sensor readings are taken every 24 hours.  Test measurements are recorded every 
day for this test. Finally the whole engine is checked once the test is finished. The actual 
examination of the engine will range from simple visual inspections to accurate 
measurements of degradation of a given characteristic i.e. wear of a component surface or 
rate of change of performance, leaks and cracks. 
This example was created by Engineer 1 and Engineer 3 who have many years of experience 
in the case study company. They know that there are significant amounts of overlapping 
between activities in their product development process and realise that overlapping the 
downstream design with upstream testing is critical to timely product delivery. But the 
company and its engineers lack a method of managing this overlapping.  Redesign for the 
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next phase of product development, usually takes around 8 weeks for the cylinder head and 
associated gasket. It must take place immediately after a gateway review, even if the test is 
still running. Engineers will acquire as much information as they can from the upstream 
testing by observing the pattern of test measurements as well as through engineering 
judgements.  They will have meetings with test engineers, product engineers and senior 
validation managers to decide about emerging test data and when to release this information 
to the downstream design team.   
 
Figure 8 The change in behaviour of de and dx with virtual testing 
For the purpose of comparison, the engineers were asked how the behaviour of de and dx 
would be observed in a regular case without virtual testing (upper curve „a‟ in Figure 8). The 
horizontal axis represents the elapsed time, de in days since the start of test. The vertical axis 
represents the estimated time required for rework in downstream design. Engineers identified 
that the test does not produce any significant results during the first 28 days and most of the 
fatigue of the components starts to appear in the second half of the test (from day 28 to the 
end of the test at day 57). Thus they do not recommend starting the downstream design 
before day 28 and set de at a minimum of 28 days. If the company starts redesigning after 28 
days, they might need as long as a further 14 days to make design changes identified in the 
test. After 7000-7500 cycles of the test (i.e. the last week), they can decide more accurately 
about the product‟s behaviour. However, they can only do final investigations after 
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completing the test and many unexpected phenomena might appear which were not possible 
to predict earlier. This might cause a significant rework taking as long as14 days, i.e. 
doubling the total duration for redesign, with D0  becoming larger than Dn, (see Figure 6).  
Curve „b‟ in Figure 8 shows the potential for using virtual testing. After the first 28 days of 
the test, the engineers will be able to use test measurements, combined with historical data to 
virtually model the behaviour of the component under test.  The virtual model will be 
calibrated and validated using daily test results over the next 7 days. To run a simulation for 
the remaining 3000-3500 cycles in the test programme will take about a day. Therefore, the 
subsequent design could be started any time after 28+7+1 = 36 days. As curve b in Figure 8 
shows, the maximum benefit of using the parallel virtual testing is gained around day 36. 
After that a few more days in rework can be saved but with added costs of communication 
and running the simulation. At this point, the engineer might take critical decisions about 
time and cost. They might decide to wait for gateway review or possibly start the downstream 
design tasks even earlier.  
Virtual testing of one phase also assists the CAE analysis of next phase. As design is assisted 
by CAE analysis, any changes in design can be done in considerably shorter time. Therefore, 
the duration in downstream design rework, dx, can be reduced substantially with the proposed 
addition of virtual testing. Learning from the parallel virtual testing may also reduce the 
uncertainties in procurement. 
6.2 Overlapping a set of tests  
The aim of the second example is to explore the effect of using the proposed method of 
parallel virtual and physical testing on the overall duration of a group of testing activities 
rather than a single pair of testing and redesign activities. The overlapping of a set of test 
activities were modelled as a flow diagram and analysed through simulation using the 
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Cambridge Advanced Modeller (CAM) [42] to evaluate the effect on total duration. The 
CAM modeller sets out a network of tasks representing precedence.  Probabilities of 
successful completion of each task and associated durations are modelled, together with the 
iterative loops required if a task has not been completed successfully.  
 
Figure 9 Flow diagram for sequential testing activities 
In an ideal case, these tests should be planned to be performed sequentially with two iteration 
loops shown in Figure 9. However, the company cannot perform all these tests sequentially 
because mechanical tests like fatigue resistance and wear tests take a significant amount of 
time. These lengthy tests might be overlapped with assumptions about previous tests. For 
example, the fatigue resistance test requires input from a vibration test and starting it earlier 
implies making assumptions about the results from the upstream vibration test. The same 
considerations apply to overlapping the fatigue and wear tests.  Making such assumptions 
runs the risk of incurring extra rework at downstream design. The effects of employing 
parallel virtual testing in reducing rework can be quantified using process simulation 
modelling.    
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6.2.1 Modelling the revised testing activities 
Currently, engineers overlap testing tasks to reduce the overall completion time but 
the degree of overlap varied significantly between projects. Therefore, this study simulated 
two scenarios; first the current sequential (“as-is”) testing process (in Figure 9) and second 
changes incorporated into the future (“to-be”) processes with a revised flow of overlapping 
activities supported by virtual testing  (Figure 10). For simplicity in modelling both 
sequential and overlapping scenarios, the iterations in the performance test shown Figure 9 
are ignored. This helps to focus on the iterative effects that are due to overlapping. The 
number of physical tests and their durations are the same in both scenarios.  
 
Figure 10 Flow diagram of testing plan supported by virtual testing 
Figure 10 shows the modelling of the “to-be” flow diagram where the vibration, fatigue and 
wear tests are reconfigured as iterative activities represented by the diamond boxes in the 
lower part of the figure. This means that when these tests are finished, they „may‟ or „may 
not‟ feed the information to the successor tests. The simulation logic interprets these 
situations by not forcing their successor tests to wait for these tests to complete before 
starting. For instance, „fatigue resistance‟ will not wait for „vibration test‟ to complete before 
it starts. However, if „vibration test‟ feeds information into „fatigue resistance‟ later on during 
a simulation, then „fatigue resistance‟ test will be reworked along with all its successors that 
 31 
 
had already been executed. From Figure 10, it can be seen that the flows from „vibration test‟ 
to „fatigue resistance‟ is labelled as „iterate again‟. This means that the information feed will 
only occur in a case of error, i.e. the assumptions made by fatigue resistance to start early 
have turned out to be inaccurate, therefore rework is necessary.  The likelihood of rework can 
be set in the iterative constructs for these two tests.  Although likelihood of rework in design, 
as a proposal before testing, cannot be set in advance, test results provide the relevant 
information on the likelihood of rework. Further, this example of vibration and fatigue testing 
presents an interaction between two tests which means that rework of one test, the fatigue 
test, may be necessary because of the results of another test, the vibration test.  The likelihood 
of rework of the fatigue test emerges during the iterative process.  
Table 1 Test names and durations 
Test Name Minimum, Expected, Maximum Duration (in days) 
Piston Head Strength 0.8, 1.0, 1.2 
Load Carrying Capacity 1.8, 2.0, 2.5 
Performance Test 0.8, 1.0, 1.2 
Temperature Measurement 1.0, 1.5, 2.0 
Heat Expansion Measurement 2.5, 3.0, 3.5 
Blow-By-Test 0.9, 1.0, 1.1 
Vibration Test 2.5, 3.0, 3.5 
Virtual Vibration Test 1.5, 2.0, 2.5 
Fatigue Resistance 5.5,6.0,6.7 
Vibration Fatigue Resistance 3.0, 3.5, 5.5 
Wearing Test 8.0, 10.0,12.0 
Virtual Wearing Test 5.0, 6.0, 8.0 
Within every activity, a representative minimum, expected and maximum duration was 
estimated for each physical test in Table 1(although actual values are not presented to 
preserve confidentiality) represented as a triangular probability density function (TriPDF). 
Similarly, a TriPDF model was used to assign durations to the corresponding virtual tests.  
For instance, the duration for virtual vibration test is set as TriPDF (1.5, 2, 2.5) for the first 
iteration. Here, it is assumed that in a best case, the virtual vibration test can be calibrated and 
validated with necessary and sufficient test measurements within halfway through of the 
vibration test (i.e.1.5 days).   It is most likely that it will take 2 days and in a worse case, it 
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can take as long as the total duration of vibration tests (i.e. 2.5 days). A virtual vibration test 
will take significantly shorter time for the case of iteration. As a working assumption the 
duration for consecutive iterations of the virtual vibration test has been set at 1 day. Further 
the virtual vibration test will not be performed once the physical vibration test is finished 
(finish-to-finish relationship). Other virtual tests follow a similar logic.  
Currently, engineers decide the starting time of a downstream activity by looking at the 
progression of upstream tests. They also use experience and tacit knowledge. But in this 
proposed method, elapsed time (see section 4.3) is determined by estimating the time that is 
required to calibrate and validate the respective virtual tests. This has been modelled by the 
inputs from a virtual test being mandatory to start a corresponding physical test.  For 
instance, a fatigue resistance test needs inputs from the virtual vibration test to start. This 
means that the fatigue resistance test can only start when the virtual vibration test is 
calibrated and validated (see Figure 10).  
6.2.2 Simulation and analysis of the model 
These two scenarios, sequential and revised flow, were then executed using 10,000 Monte 
Carlo simulation runs.  The first used the ideal sequential (“as-is”) testing process with 
fictitious duration values, shown as a histogram distribution in Figure 11(a). The mean 
duration is 28.91 days with a standard deviation of 0.94 days for the given activities. In a best 
case, this process will complete in 25.82 days and a worse case it may take up to 32 days. The 
chance of completing these tests on ~30 days is 80%. Second, the overlapping (“to-be”) 
process is created by varying the probability of rework (in Figure 11(b)). If the engineers 
want to reduce the completion time to 25 days, for instance, and still want to achieve the 80% 
confidence that the project will finish on time, then they will have to reduce the rework time 
that is due to overlapping.   
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Figure 11  (a) Histogram for sequential process duration,  (b) overlapping process duration 
Typically, rework in one activity can propagate rework in other activities and higher order 
activities require careful consideration when the probability of rework is set. To keep this 
exercise simple, the propagation effects of rework on higher order activities have been 
ignored. Also the likelihood of rework for each iterative construct (i.e. the vibration, fatigue 
and wearing tests) has been set equal and then systematically varied. Figure 11(b) shows a 
histogram of durations in the Monte Carlo simulation with the cumulative distribution curve 
of simulated durations when likelihood of rework is set at 30%. In this case the likelihood of 
finishing within a target of 25 days is 73% and can be increased to 80%, if 26 days are 
allowed. Similarly, from Error! Reference source not found., it can be seen that if the 
likelihood of rework can be decreased to 20%, the likelihood of achieving the target of 25 
days goes up to 81%. Error! Reference source not found. shows a range of values for the 
likelihood of rework to execute 10,000 Monte Carlo simulation runs.  
Table 2 Likelihood of rework 
 
 
Not surprisingly, this analysis reveals that if the likelihood of rework can be reduced, there is 
a greater benefit of overlapping. In the proposed method the likelihood of rework can be 
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reduced by improving the capability of virtual testing. This means that if elapsed time can be 
increased, i.e. the time to start the downstream test can be delayed, and then additional time is 
available to calibrate and validate the virtual models with real test data, which can benefit in 
reducing the likelihood of rework. This might increase the total duration slightly, but can 
provide higher confidence of completing the given activities within the target time. Hence, 
engineers need to make a decision on how much confidence they want to achieve to finish a 
network of activities within target time, and on how much delay they can allow to build up 
before the start of the downstream activity in a case of overlapping. This kind of simulation 
analysis is useful when engineers are negotiating the time and cost targets, as well as 
choosing an acceptable risk when planning testing activities. 
7 Discussion  
As this is an analytical model and any timings for virtual model implementations are only 
estimates, the time estimations in Table 2 may be unrealistic. The time required to create a 
virtual model depends on the CAE department‟s skills and experience, and the availability of 
similar models. The number of iterations between virtual and physical testing will vary 
depending on the level of uncertainty and the accuracy and completeness of communication 
between testing engineers, design engineer and CAE engineers.  
Different tests benefit from integrating virtual testing with physical testing in different ways. 
Some benefit by focusing the tests, or identifying future values to minimise the number of 
iterations, while others require shorter running times. For example, in a constant speed and 
load situation, an engine has its quantities of fuel and air intake regulated, with the goal of 
achieving desired power ratings. An engine might require several iterations in design and test 
to achieve these desired power ratings. A virtual testing using a validated model can predict 
the likely consequences of certain values of fuel and air intake of the engine, thus suggesting 
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appropriate values for next iteration in redesign and physical testing. 
Not all physical tests will benefit from this approach. For example, in a case of fast evolution 
test where information evolves quickly and engineers can start downstream design tasks quite 
accurately with acceptable sensitivity, the test does not require support from parallel virtual 
testing. Also, there will be cases where virtual tests cannot assess the phenomenon which 
physical testing addresses. The design of seals is an example, where although virtual models 
are in principle buildable, they may be too complex, take excessive time or be insufficiently 
accurate.   
8 Conclusion and future work 
Overlapping between upstream testing and downstream design happens in each stage of 
product development due to long-lead time for procurement and lengthy physical tests. Late 
design changes affect the lead-time for procurement of prototypes.  This unwanted and 
unavoidable overlapping increases the risk of extended rework time and iterations in the 
product development process. 
This paper proposes a conceptual model of integrating virtual and physical testing to support 
overlapping between upstream testing and downstream redesign. Virtual testing is carried out 
in parallel to the physical testing in such a way that virtual testing can be calibrated through 
intermediary physical testing results. It can therefore simulate remaining physical test runs 
and provide more accurate information into subsequent redesign tasks and reduce rework.  
The proposed method of parallel virtual and physical testing was validated with the senior 
engineer in the company. It was highlighted that this combined approach of physical and 
virtual testing methods had the potential to reduce iterations and thereby the number of 
physical prototypes saving time and cost. It would be useful to model and simulate the 
overall product development process including estimations of testing time. This would 
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require considerable input from experienced engineers with adequate knowledge of planning 
the validation and testing activities.   
Creating and using virtual models may increase the costs and resources consumed in each 
stage of the process. In any product development, balancing cost increases against possible 
time savings will be of critical importance. This model will need to be further developed by 
assessing the additional time, effort, and resources required.  For instance, intermediary-
testing measurements taken from physical tests may not be in a form that can be readily used 
for virtual testing and the time required for repeatedly comparing physical test measurements 
with virtual simulated results for convergence may require further examination.  There is 
significant scope for future research on the role of virtual testing in product development, 
particularly in integrating design and test. 
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